



1/13

[FIG. 1]



2/13

[FIG. 2]



[FIG. 3]

(for L0 layer+L1 layer)

Field ID	Contents	Location
ID 0	ECC block address	All recording areas
ID 1	Start・End addresses of middle area／extended information, etc.	Lead-in area
ID 2	Strategy information for 1x for L1 layer	Lead-in area
ID 3	Manufacturer's identification number	Lead-in area
ID 4	Manufacturer's identification number	Lead-in area
ID 5	Strategy information for 1x for L1 layer	Lead-in area
ID 6	Other	Lead-in area
ID 7	Strategy information for 1x for L0 layer	Lead-in area
ID 8	Manufacturer's identification number	Lead-in area
ID 9	Manufacturer's identification number	Lead-in area
ID 10	Strategy information for 1x for L0 layer	Lead-in area
ID 11	Strategy information for 2x for L0 layer	Lead-in area
ID 12	Strategy information for 2x for L0 layer	Lead-in area
ID 13	Strategy information for 4x for L0 layer	Lead-in area
ID 14	Strategy information for 4x for L0 layer	Lead-in area
ID 15	Strategy information for 4x for L0 layer	Lead-in area
ID 16	Strategy information for 4x for L0 layer	Lead-in area
ID 17	Strategy information for 4x for L0 layer	Lead-in area
ID 18	Strategy information for 4x for L0 layer	Lead-in area

4/13

[FIG. 4]

(L0 layer+L1 layer)

Field ID	Location	ECC block address
ID1	Lead-in area start position	FF DD05h
ID2		
ID3		
ID4		
ID5		:
ID6		:
ID7		:
ID8		:
:	:	:
:	:	
ID17	:	
ID18		
ID1		
ID2		
:		
ID17		
ID18		
ID0		FF D003h
ID0		FF D002h
ID0		FF D001h
ID0	Lead-in area end position	FF D000h
ID0		FF CFFFh

5/13

[FIG. 5]

(Field ID # 1)


Bit Position		
SYNC'	Data type	Data
0	1to4	5 to 12
0	0000	ECC block address
0	0001	ECC block address
0	0010	ECC block address
0	0011	Parity
0	0100	Parity
0	0101	Parity
0	0110	Other
0	0111	Other
0	1000	Other
0	1001	Start+end addresses of middle area
0	1010	Start+end addresses of middle area
0	1011	Start+end addresses of middle area
0	1100	Other
0	1101	Parity
0	1110	Parity
0	1111	Parity

Extended information

Code	Maximum field identification number	
0001	Maximum number of Field ID is 5	→ for L1 layer
0010	Maximum number of Field ID is 13	→ for L0 layer
0011	Maximum number of Field ID is 18	→ for L0 layer + for L1 layer


6/13

[FIG. 6]



7/13


[FIG. 7]




8/13

[FIG.8]

(a)




(b)







(a)




10/13


[FIG. 10]



[FIG. 11]



[FIG. 12]



The diagram illustrates a memory stack structure with two main layers: L1 layer and L0 layer, separated by an "Inner side" and "Outer side" boundary. The L1 layer is divided into a "Lead-out area" (103-1) and a "Data area" (102-1). The L0 layer is divided into a "Lead-in area" (101-0), a "File system area" (FSA), and a "Data area" (102-0). A "Middle area" (104-1a) is located between the L1 and L0 layers, and another "Middle area" (104-0a) is located between the L0 layer and the "Outer side". A "Data area" (104-0) is also shown. A "LB" (Laser Beam) is indicated by a shaded area. A large arrow points from the "Data area" (102-1) of the L1 layer towards the "Data area" (102-0) of the L0 layer.